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Abstract—Memristor device modeling is currently a heavily
researched topic and is becoming ever more important as
memristor devices make their way into CMOS circuit designs,
necessitating accurate and efficient memristor circuit simulations.
In this paper, the Generalized Metastable Switch (MSS) memris-
tor model is presented. The Generalized MSS model consists of a
voltage-dependent stochastic component and a voltage-dependent
exponential diode current component and is designed to be
easy to implement, computationally efficient, and amenable to
modeling a wide range of different memristor devices.
I. INTRODUCTION
Many memristive materials have recently been reported,
and the trend continues. Memristor models are also being
developed and incrementally improved upon [1], [2], however
most models to date have shortcomings, especially when used
to model the type of devices we are interested in using to
build neuromorphic processors such as Thermodynamic-RAM
[3], [4], [5]. Additionally, most memristors seemingly display
some measure of stochastic behavior, while most models
assume a deterministic device. Naous et al. recently proposed
another model, which can add stochasticity to any existing
model [6]. We felt that a stochastic model built from the
ground up was a more natural fit to actual devices and designed
it to satisfy several requirements: (1) It should accurately
model the device behavior including stochastics, (2) it should
be computationally efficient, (3) and it should model as many
different devices as possible.
II. GENERALIZED MSS MODEL
In our proposed semi-empirical model, the “generalized
metastable switch (MSS) memristor model”, the total current
through the device comes from both a memory-dependent
current component, Im, and a Schottky diode current, Is in
parallel:
I = φIm(V, t) + (1− φ)Is(V ) (1)
, where φ ∈ [0, 1]. A value of φ = 1 represents a device that
contains no Schottky diode effects. The Schottky component,
Is(V ), follows from the fact that many memristive devices
contain a Schottky barrier formed at a metal–semiconductor
junction. The Schottky component is modeled by forward bias
and reverse biased components as follows:
Is = αfe
βfV − αre−βrV (2)
, where αf , βf , αr, and βr are positive valued parameters
setting the exponential behavior of the forward and reverse
exponential current flow across the Schottky barrier.
The memory component of our model, Im, arises from
the notion that memristors can be represented as a collec-
tion of conducting channels that switch between 2 states
of differing resistance. Modification of device resistance is
attained through the application of an external voltage gradient
that causes the channels to transition between high and low
conducting states. As the number of channels increases, the
memristor will become more incremental as it acquires the
ability to access more states. We treat each channel as a
metastable switch (MSS) and the conductance of a collection
of metastable switches captures the memory effect of the
memristor.
The probability that a single MSS will transition from the
B state to the A state is given by PA, while the probability
that the MSS will transition from the A state to the B state is
given by PB. The transition probabilities are modeled as:
PA = α
1
1 + eβ(V−VA)
= αΓ (V, VA) (3)
and
PB = α (1− Γ (V,−VB)) (4)
, where β = qkT = (VT)
−1. Here, VT is the thermal voltage
and is equal to approximately 26 mV −1 at T = 300 K,
α = ∆ttc is the ratio of the time step period ∆t to the
characteristic time scale of the device, tc, and V is the
voltage across the device. The probability PA is defined as
the positive-going direction, so that a positive applied voltage
increases the chances of occupying the A state. Each switch
has an intrinsic electrical conductance given by GA and GB.
The convention is that GB > GA. Note that the logistic
function 11+e−x is similar to the hyperbolic-sign function used
in other memristive device models. Our use of the logistic
function follows simply from the requirement that probabilities
must be bounded between 0 and 1.
Up until this point we have only considered a single MSS
being in the A or B state and its probability of it changing
states given external stimuli. We now model a memristor as
a collection of N MSSs evolving in discrete time steps, ∆t.
The total memristor conductance is given by the sum over
each MSS:
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Fig. 1. The generalized metastable switch model fit to a Tungsten Ag-
chalcogenide memristor device. Top) The model parameters are: N = 1000,
tc = 0.1 ms, GA = 2.125 mS, GB = 0.67 mS, VA = 0.27 V , VB =
0.37 V and φ = 1. Center) With N = 10, the model is tuned to display
more stochastic response. Bottom) With φ = .45, α = .00005, and β = 6,
an exponential behavior response is added.
Gm = NAGA +NBGB (5)
, where NA is the number of MSSs in the A state, NB is the
number of MSSs in the B state and GA, GB are the intrinsic
conductances of the MSSs respectively. At each time step
some subpopulation of the MSSs in the A state will transition
to the B state, while some subpopulation in the B state will
transition to the A state. Since the model keeps track of the
number of switches in each state, it can easily determine the
entire device’s conductance by a sum of products.
The probability that k MSSs will transition out of a popula-
tion of n MSSs is given by the binomial distribution, and as n
becomes large we may approximate the binomial distribution
with a normal distribution:
N (x|µ, σ2) = e− (x−µ)22σ2√
2piσ2
(6)
, where µ = np and σ2 = np (1− p). Therefore at each
time step we have two normal distributions defined by NA,
PA, NB and PB, which is a function of instantaneous voltage,
V , the time step, ∆t, of the simulation and the temperature, T ,
of the device. These two distributions can be sampled to get a
random number of MSSs switching their states, where ∆NA
and ∆NB are the number of switches transitioning states.
The change in the memristor conductance is thus given by:
∆Gm = ∆NA ·GA −∆NB ·GB (7)
, and the memory-dependent current is thus:
Im = V (Gm + ∆Gm) (8)
, where V is the voltage across the memristor during the
time-step.
III. RESULTS AND DISCUSSION
Figure 1 shows the hysteresis curve of a fitted model for a
raw Tungsten Ag-chalcogenide device data driven at 500 Hz
with a sinusoidal voltage of 0.5 V amplitude. Reducing the
number of MSSs in the model reduces the averaging effects
and causes the memristor to behave in a more stochastic way.
Note that as the number of MSSs becomes small, the normal
approximation to the binomial distribution also breaks down.
In this case, one could use the binomial distribution directly if
so desired. An addition of a Schottkey diode current response
seen in many memristor devices is illustrated by changing φ,
α, and β.
The generalized metastable switch memristor model pre-
sented does an excellent job at modeling the hysteresis behav-
ior of a W-Ag-chalcogenide device with a quick manual fitting
procedure. Not shown here is additional satisfactory modelling
under a diverse set up simulations: triangle drive waveforms,
pulses, positive and negative voltages, two devices connected
in series, and additional memristor types. Future work includes
porting the model over to Verilog and SPICE. Source code for
the model and simulations is available upon request.
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